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Abstract
We contribute a 2D nearest-neighbor quantum architecture for Shor’s algorithm to
factor an n-bit number in O(log2(n)) depth. Our implementation uses parallel phase
estimation, constant-depth fanout and teleportation, and constant-depth carry-save mod-
ular addition. We derive upper bounds on the circuit resources of our architecture under
a new 2D nearest-neighbor model which allows a classical controller and parallel, com-
municating modules. We also contribute a novel constant-depth circuit for unbounded
quantum unfanout in our new model. Finally, we provide a comparison to all previ-
ous nearest-neighbor factoring implementations. Our circuit results in an exponential
improvement in nearest-neighbor circuit depth at the cost of a polynomial increase in
circuit size and width.
1 Introduction
Shor’s factoring algorithm is a central result in quantum computing, with an exponential
speed-up over the best known classical algorithm [1]. As the most notable example of a
quantum-classical complexity separation, much effort has been devoted to implementations
of factoring on a realistic architectural model of a quantum computer [2, 3, 4, 5, 6]. We
can bridge the gap between the theoretical algorithm and a physical implementation by
describing the layout and interactions of qubits at an intermediate, architectural level of
abstraction. This gives us a model for measuring circuit resources and their tradeoffs. In
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this work, we contribute a circuit implementation for prime factorization of an n-bit integer
on a two-dimensional architecture that allows concurrent (parallel) two-qubit operations
between neighboring qubits, an omnipresent classical controller, and modules which are
allowed to teleport qubits to each other. We call this new model 2D CCNTCM. We show that
our circuit construction is asymptotically more efficient in circuit depth than previous state-
of-the-art techniques for nearest-neighbor architectures, achieving a depth of O(log2 n), a
size of O(n4), and a width of O(n4) qubits, as detailed in Table 3 of Section 8.
Our technique hinges on several key building blocks. Section 2 introduces quantum
architectural models, circuit resources, and constant-depth communication techniques due
to [7, 8], including a circuit for constant-depth unfanout which is unique to the current
work. Section 3 places our work in the context of existing results. In Section 4, we provide
a self-contained pedagogical review of the carry-save technique and encoding. In Section
5 we modify and extend the carry-save technique to a 2D modular adder, which we then
use as a basis for a modular multiplier (Section 6) and a modular exponentiator (Section
7). For each building block, we provide numerical upper bounds for the required circuit
resources. Finally, we compare our asymptotic circuit resource usage with other factoring
implementations.
2 Background
Quantum architecture is the design of physical qubit layouts and their allowed interac-
tions to execute quantum algorithms efficiently in time, space, and other resources. In this
paper, we focus on designing a realistic nearest-neighbor circuit for running Shor’s factor-
ing algorithm on two-dimensional architectural models of a physical quantum device with
nearest-neighbor interactions.
2.1 Architectural Models and Circuit Resources
Following Van Meter and Itoh [5], we distinguish between a model and an architectural
implementation as follows. A model is a set of constraints and rules for the placement and
interaction of qubits. An architecture (or interchangeably, an implementation or a circuit) is a
particular spatial layout of qubits (as a graph of vertices) and allowed interactions (edges
between the vertices), following the constraints of a given model. In this section, we describe
several models which try to incorporate resources of physical interest from experimental
work. We also introduce a new model, 2D CCNTCM, which we will use to analyze our
current circuit.
The most general model is called Abstract Concurrent (AC) and allows arbitrary, long-
range interactions between any qubits and concurrent operation of quantum gates. This
corresponds to a complete graph with an edge between every pair of nodes. It is the model
assumed in most quantum algorithms.
A more specialized model restricts interactions to nearest-neighbor, two-qubit, concur-
rent gates (NTC) in a regular one-dimensional chain (1D NTC), which is sometimes called
linear nearest-neighbor (LNN). This corresponds to a line graph. This is a more realis-
tic model than AC, but correspondingly, circuits in this model may incur greater resource
overheads.
To relieve movement congestion, we can consider a two-dimensional regular grid (2D
NTC), where each qubit has four planar neighbors, and there is an extra degree of freedom
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over the 1D model in which to move data. In this paper, we extend the 2D NTC model in
three ways. The first two extensions are described in Section 2.2, and the third extension is
described in Section 2.3.
2.2 2D CCNTC: Two-Dimensional Nearest-Neighbor Two-Qubit Concur-
rent Gates with Classical Controller
The first extension allows arbitrary planar graphs with bounded degree, rather than a reg-
ular square lattice. Namely, we assume qubits lie in a plane and edges are not allowed
to intersect. All qubits are accessible from above or below by control and measurement
apparatus. Whereas 2D NTC conventionally assumes each qubit has four neighbors, we
consider up to six neighbors in a roughly hexagonal layout. The edge length in this model
is no more than twice the edge length in a regular 2D NTC lattice. The second extension is
the realistic assumption that classical control (CC) can access every qubit in parallel, and we
do not count these classical resources in our implementation since they are polynomially
bounded. The classical controllers correspond to fast digital computers which are avail-
able in actual experiments and are necessary for constant-depth communication in the next
section.
We call an AC or NTC model augmented by these two extensions CCAC and CCNTC,
respectively. Before we describe the third extension, let us formalize our model for 2D
CCNTC, with definitions that are (asymptotically) equivalent to those in [8].
Definition 1. A 2D CCNTC architecture consists of
• a quantum computer QC which is represented by a planar graph (V, E). A node v ∈ V rep-
resents a qubit which is acted upon in a circuit, and an undirected edge (u, v) ∈ E represents
an allowed two-qubit interaction between qubits u, v ∈ V. Each node has degree at most 6.
• a universal gate set G = {X, Z, H, T, T†, CNOT, MeasureZ}.
• a deterministic machine (classical controller) CC that applies a sequence of concurrent gates
in each of D timesteps.
• In timestep i, CC applies a set of gates Gi = {gi,j ∈ G}. Each gi,j operates in one of the
following two ways:
1. It is a single-qubit gate from G acting on a single qubit vi,j ∈ V
2. It is the gate CNOT from G acting on two qubits v(1)i,j , v(2)i,j ∈ V where (v(1)i,j , v(2)i,j ) ∈ E
All the gi,j can only operate on disjoint qubits for a given timestep i. We define the support of
Gi as Vi, the set of all qubits acted upon during timestep i.
Vi =
⋃
j:gi,j∈Gi
vi,j ∪ v(1)i,j ∪ v(2)i,j (1)
We can then define the three conventional circuit resources in this model.
circuit depth (D): the number of concurrent timesteps.
circuit size (S): the total number of non-identity gates applied from G, equal to ∑Di=1 |Gi|.
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Figure 1: A circuit for measurement in the Bell state basis.
circuit width (W): the total number of qubits operated upon by any gate, including inputs,
outputs, and ancillae. It is equal to |⋃Di=1 Vi|.
We observe that the following relationship holds between the circuit resources. The
circuit size is bounded above by the product of circuit depth and circuit width, since in the
worst case, every qubit is acted upon by a gate for every timestep of a circuit. The circuit
depth is also bounded above by the size, since in the worst case, every gate is executed
serially without any concurrency.
D ≤ S ≤ D ·W (2)
The set G includes measurement in the Z basis, which is actually not a unitary operation
but which may be slower than unitary operations in actual practice [9]. Therefore we count
it in our resource estimates. All other gates in G form a universal set of unitary gates [10].
In this paper we will treat the operations in G as elementary gates. We can also define a
Bell basis measurement using operations from G. A circuit performing this measurement is
shown in Figure 1 and has depth 4, size 4, and width 2.
The third extension to our model, and the most significant, is to consider multiple dis-
connected planar graphs, each of which is a 2D CCNTC architecture. This is described in
more detail in the next section.
2.3 2D CCNTCM: Two-Dimensional Nearest-Neighbor Two-Qubit Con-
current Gates with Classical Controller and Modules
A single, contiguous 2D lattice which contains an entire quantum architecture which may
be prohibitively large to manufacture. In practice, scalable experiments will probably use
many smaller quantum computers which communicate by means of shared entanglement
[11]. We call these individual machines modules, each of which is a self-contained 2D CC-
NTC lattice. This should not be confused with the word “modular” as in “modular arith-
metic” or as referring to the modulus m which we are trying to factor.
We treat these modules and teleportations between them as nodes and edges, respec-
tively, in a higher-level planar graph. The teleportations each transmit one qubit from one
module to another, from any location within the source module to any location within the
destination module, making use of the omnipresent classical controller. The modules can
be arbitrarily far apart physically, but they have bounded-degree connectivity with other
modules, and their edges are planar (they cannot intersect).
A single module can be part of multiple teleportation operations in a single timestep, as
long as they involve disjoint qubits within the module. We justify this assumption in that
it is possible to establish entanglement between multiple quantum computers in parallel.
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Figure 2: Three modules in the 2D CCNTCM model
We call this new model 2D CCNTCM, and we argue that is captures the essential aspects
of 2D architectures without being overly sensitive to the exact geometry of the lattices
involved. An graphic depiction of three modules in 2D CCNTCM is shown in Figure 2.
Each module contains within it a 2D CCNTC lattice. We can equivalently consider the
omnipresent, single classical controller as a collection of multiple classical controllers, one
for each module or teleportation operation, which can inter-communicate classically and
share a clock.
Definition 2. A 2D CCNTCM architecture consists of
• a quantum computer QC which is represented by a planar graph (V, E). A node v ∈ V
represents a module, or a graph (V, E) from a 2D CCNTC architecture defined previously. It
can have unbounded degree. An undirected edge (u, v) ∈ E represents an allowed teleportation
from any qubit in module u to another qubit in module v.
• All modules are restricted to be linear in the number of their qubits: |V| = Θ(n) for all
(V, E) ∈ V.
• a universal gate set G = {X, Z, H, T, T†, CNOT, MeasureZ} for the qubits within the same
modules which is the same as for 2D CCNTC, and an additional operation Teleport which
only operates on qubits in different modules.
• a deterministic machine (classical controller) CC that applies a sequence of concurrent gates in
each of D + D timesteps. This can be a separate classical controller for every pair of modules.
• In timestep i, CC applies gates Gi = {gi,j : gi,j ∈ G ∨ gi,j = Teleport}. That is, there are two
kinds of timesteps with respect to the kinds of gates which operate within them.
1. In the first kind, gates are exclusively from G, and they operate within modules as de-
scribed for 2D CCNTC above. We say there are D such timesteps.
2. In the second kind, gates are exclusively Teleport gates between two qubits v(1)i,j ∈ v1
and v(2)i,j ∈ v2 for (possibly non-distinct) modules v1, v2 ∈ V. Again, all such qubits
much be distinct within a timestep. We say there are D such timesteps.
Again, we define the support of Gi as Vi, the set of all qubits acted upon by any gi.j, which
includes all the modules.
Vi =
⋃
j:gi,j∈Gi
vi,j ∪ v(1)i,j ∪ v(2)i,j (3)
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We measure the efficiency of a circuit in this new module using not just the three con-
ventional circuit resources, but with three novel resources based on modules.
module depth (D): the depth of consecutive teleportations between modules.
module size (S): the number of total qubits teleported between any two modules over all
timesteps.
module width (W): the number of modules whose qubits are acted upon during any timestep.
We note the following relationship between circuit width and module width.
W = O(nW) (4)
This restriction imposes some locality on our model by constraining it to nearest-neighbor
gates within a linear-sized group of qubits, but allowing it long-range teleportation to cir-
cumvent onerous geometric constraints. Using the constant-depth communication in Sec-
tion 2.5, and for the specific case of factoring, we can simulate arbitrary connectivity be-
tween modules with only a polynomial increase in the module size and a constant increase
in module depth.
2.4 Circuit Resource Comparisons
Counting gates from G as having unit size and unit depth is an overestimate compared
to the model in [3], in which a two-qubit gate has unit size and unit depth and absorbs
the depth and size of any adjacent single-qubit gates. We intend for this more pessimistic
estimate to reflect the practical difficulties in compiling these gates using a non-Clifford
gate in a fault-tolerant way, such as the T gate or the Toffoli gate [12].
In both our resource counting method and that of [13, 3], multiple gates acting on
disjoint qubits can occur in parallel during the same timestep. For each building block, from
modular addition to modular multiplication and finally to modular exponentiation, we
provide closed form equations upper-bounding the required circuit resources as a function
of n, the size of the modulus m to be factored. We will use the term numerical upper bound
to distinguish these formulae from asymptotic upper bounds.
It is possible to reduce the numerical constants with more detailed analysis, which
would be important for any physical implementation. However, we have chosen instead to
simplify the number of terms in the formulae for the current work. We do not intend for
these upper bounds to represent the optimal or final work in this area.
The modular adder in Section 5 and its carry-save subcomponents only occur within a
single module, so we only give their circuit resources in terms of circuit depth, circuit size,
and circuit width. For the modular multiplier in Section 6 and the modular exponentiator
in Section 7, we also give circuit resources in terms of module depth, module size, and
module width.
2.5 Constant-depth Teleportation, Fanout, and Unfanout
Communication, namely the moving and copying of quantum information, in nearest-neighbor
quantum architectures is challenging. In this section we quote known results for teleporta-
tion and fanout in constant depth while also contributing a novel construction for unfanout.
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|ψ〉
Bell
j1
|0〉 H • k1
|0〉 Z
j1 Xk1 |ψ〉
Bell
j2
|0〉 H • k2
|0〉 Z
j2 Zj1 Xk2 Xk1 |ψ〉
Bell
j3
|0〉 H • k3
|0〉 Z
j1 Zj2 Zj3 Xk3 Xk2 Xk1 |ψ〉
Figure 3: Constant-depth circuit based on [15, 16] for teleportation over n = 5 qubits [8].
|ψ〉
Bell′
j1
|0〉 H • k1
|0〉1 • Zj1 Xk1 |`〉1
|0〉
Bell
j2
|0〉 H • k2
|0〉2 • Zj2 Xk2 Xk1 |`〉2
|0〉
Bell
j3
|0〉 H • k3
|0〉3 • Zj3 Xk3 Xk2 Xk1 |`〉3|0〉4 Xk3 Xk2 Xk1 |`〉4
Figure 4: Constant-depth circuits based on [15, 16] for fanout [7] of one qubit to n = 4
entangled copies.
The first challenge of moving quantum information from one site to another over ar-
bitrarily long distances can be addressed by using the constant-depth teleportation circuit
shown in Figure 3 due to Rosenbaum [8], illustrated using standard quantum circuit nota-
tion [14]. This requires the circuit resources shown in Table 1. The depth includes a layer of
H gates; a layer of CNOTs; an interleaved layer of Bell basis measurements; and two layers
of Pauli corrections (X and Z for each qubit), occurring concurrently with resetting the |j〉
and |k〉 qubits back to |0〉. These correction layers are not shown in the circuit.
Although general cloning is impossible [14], the second challenge of copying informa-
tion can be addressed by performing an unbounded quantum fanout operation: |x, y1, . . . , yn〉 →
|x, y1 ⊕ x, . . . , yn ⊕ x〉. This is used in our arithmetic circuits when a single qubit needs to
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|`〉 H • Z j1
|`〉 H • Z j2
|`〉 H • Z j3
|`〉 H • Z j4
|`〉 H • Z j5
|`〉 H • Z j6
|`〉 H H Zj2⊕j4(α |0〉+ β |1〉)
Figure 5: A novel, constant-depth circuit for unbounded quantum unfanout on CCNTC,
from the 7-qubit entangled state α |0〉⊗7 + β |1〉⊗7 to the target product state (α |0〉+ β |1〉)⊗
|0〉⊗6.
control (be entangled with) a large quantum register (called a fanout rail). We employ a
constant-depth circuit due to insight from measurement-based quantum computing [17]
that relies on the creation of an n-qubit cat state [16] which was communicated to us by
Harrow and Fowler [7].
This circuit requires O(1)-depth, O(n)-size, and O(n)-width. Approximately two-thirds
of the ancillae are reusable and can be reset to |0〉 after being measured. Numerical upper
bounds are given in Table 1. The constant-depth fanout circuit is shown in Figure 4 for
the case of fanning out a given single-qubit state |ψ〉 = α |0〉 + β |1〉 to four qubits. The
technique works by creating multiple small cat states of a fixed size (in this case, three
qubits), linking them together into a larger cat state of unbounded size with Bell basis
measurements, and finally entangling them with the source qubit to be fanned out. The
qubits marked |`〉 are entangled into the larger fanned out state given in Equation 5. The
Pauli corrections from the cat state creation are denoted by Xk2 , Xk3 , Zj2 and Zj3 on qubits
ending in states |`〉1, |`〉2, |`〉3, and |`〉4. The Pauli corrections Xk1 and Zj1 are from the Bell
basis measurement entangling the cat state with the source qubit (denoted Bell′).
Zj11 X
k1
1 Z
j2
2 X
k2
2 X
k1
2 Z
j3
3 X
k3
3 X
k2
3 X
k1
3 X
k3
4 X
k2
4 X
k1
4 (α |0〉1 |0〉2 |0〉3 |0〉4 + β |1〉1 |1〉2 |1〉3 |1〉4) (5)
The operators Xki and Z
j
h denote Pauli X and Z operators on qubits i and h, controlled by
classical bits k and j, respectively. These corrections are enacted by the classical controller
based on the Bell measurement outcomes (not depicted). Note the cascading nature of these
corrections. There can be up to n− 1 of these X and Z corrections on the same qubit, which
can be simplified by the classical controller to a single X and Z operation and then applied
with a circuit of depth 2 and size 2. Also, given the symmetric nature of the cat state, there
is an alternate set of Pauli corrections which would give the same state and is of equal size
to the corrections given above.
Reversing the fanout is an operation called unfanout. Unfanout takes as input the fol-
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Circuit Name Depth Size Width
Teleportation from Figure 3 7 3n + 4 n+1
Fanout from Figure 4 9 10n - 9 3n-1
Unfanout 6 3n + 2 n
Table 1: Circuit resources for teleportation, fanout, and unfanout (consisting of alternating
rounds of constant-depth teleportation and CNOT).
lowing entangled n-qubit state which is the result of a fanout.
1√
2
(|0〉⊗n + |1〉⊗n) (6)
The output of unfanout, after Pauli corrections, is the product state consisting of all |0〉’s
except for a single target qubit α |0〉+ β |1〉, which is in the same state as the original source
qubit of the fanout.
In the model of [18], the fanout and unfanout were identical, elementary operations. In
CCNTC, the operations are not identical due to the one-way nature of the measurement and
the constraints of NTC. In Figure 5, we contribute a novel quantum circuit for unbounded
quantum unfanout for n = 7 in constant depth on 2D CCNTC. Note that the state in
Equation 6 is completely symmetric in that all qubits are equivalent entangled copies of
each other. Therefore, the asymmetry of the final target qubit is entirely determined by the
unfanout circuit, which in this case selects the bottom qubit in the figure.
The initial fanned out state lives in a 2-dimensional subspace. The round of Hadamard
gates increases its dimension to 2n, and the two interleaved layers of CNOTs in a sense
“disentangle” the qubits from one another, up to a Pauli Z correction. This correction, on
the final target qubit, is controlled by the parity of the classical measurements on every
“even” qubit (j2 and j4 in the figure), excluding the next-to-last qubit (j6 in the figure). Each
measurement projects the state of the target qubit into a subspace with half the dimension,
so n− 1 measurements project the target qubit into a final 2-dimensional subspace, which
is the qubit α |0〉+ β |1〉.
Although the circuit show works for odd n, we can easily take into account even n with
an initial CNOT to “uncopy” one qubit from its neighbors. The unfanout circuit in Figure
5 is the functional inverse of the fanout circuit in Figure 4, but it relies on the fanned-out
qubits being teleported back into adjacent positions, which is only possible in a 2D layout.
The target qubit of unfanout is usually chosen to be in the same location as the source qubit
of the corresponding fanout. The resources for unfanout are given in Table 1.
From an experimental perspective, it is physically efficient to create a cat state in trapped
ions using the Mølmer-Sørensen gate [19][20]. However, the fanout circuit for the 2D CC-
NTCM model would still be useful for other technologies, such as superconducting qubits
on a 2D lattice.
3 Related Work
Our work builds upon ideas in classical digital and reversible logic and their extension to
quantum logic. Any circuit implementation for Shor’s algorithm requires a quantum adder.
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Gossett proposed a quantum algorithm for addition using classical carry-save techniques
to add in constant-depth and multiply in logarithmic-depth, with a quadratic cost in qubits
(circuit width) [21]. The techniques relies on encoded addition, sometimes called a 3-2
adder, and derives from classical Wallace trees [22].
Takahashi and Kunihiro discovered a linear-depth and linear-size quantum adder using
zero ancillae [23]. They also developed an adder with tradeoffs between O(n/d(n)) ancillae
and O(d(n))-depth for d(n) = Ω(log n) [24]. Their approach assumes unbounded fanout,
which had not previously been mapped to a nearest-neighbor circuit until our present work.
Studies of architectural constraints, namely restriction to a 2D planar layout, were exper-
imentally motivated. For example, these layouts correspond to early ion trap proposals [25]
and were later analyzed at the level of physical qubits and error correction in the context
of Shor’s algorithm [26]. Choi and Van Meter designed one of the first adders targeted to
a 2D architecture and showed it runs in Θ(
√
n)-depth on 2D NTC [27] using O(n)-qubits
with dedicated, special-purpose areas of a physical circuit layout.
Modular exponentiation is a key component of quantum period-finding (QPF), and its
efficiency relies on that of its underlying adder implementation. Since Shor’s algorithm is a
probabilistic algorithm, multiple rounds of QPF are required to amplify success probability
arbitrarily close to 1. It suffices to determine the resources required for a single round of
QPF with a fixed, modest success probability (in the current work, 3/4).
The most common approach to QPF performs controlled modular exponentiation fol-
lowed by an inverse quantum Fourier transform (QFT) [14]. We will call this serial QPF,
which is used by the following implementations.
Beauregard [2] constructs a cubic-depth quantum period-finder using only 2n+ 3 qubits
on AC. It combines the ideas of Draper’s transform adder [28], Vedral et al.’s modular
arithmetic blocks [29], and a semi-classical QFT. This approach was subsequently adapted
to 1D NTC by Fowler, Devitt, and Hollenberg [13] to achieve resource counts for an O(n3)-
depth quantum period-finder. Kutin [3] later improved this using an idea from Zalka for
approximate multipliers to produce a QPF circuit on 1D NTC in O(n2)-depth. Thus, there
is only a constant overhead from Zalka’s own factoring implementation on AC, which
also has quadratic depth [30]. Takahashi and Kunihiro extended their earlier O(n)-depth
adder to a factoring circuit in O(n3)-depth with linear width [31]. Van Meter and Itoh
explore many different approaches for serial QPF, with their lowest achievable depth being
O(n2 log n) with O(n2) on NTC [5]. Cleve and Watrous calculate a factoring circuit depth
of O(log3 n) and corresponding circuit size of O(n3) on AC, assuming an adder which
has depth O(log n) and O(n) size and width. We beat this depth and provide a concrete
architectural implementation using an adder with O(1)-depth and O(n) size and width.
In the current work, we assume that errors do not affect the storage of qubits during
the circuit’s operation. An alternate approach is taken by Miquel [32] and Garcia-Mata [33],
who both numerically simulate Shor’s algorithm for factoring specific numbers to deter-
mine its sensitivity to errors. Beckman et al. provide a concrete factoring implementation
in ion traps with O(n3) depth and size and O(n) width [34].
In all the previous works, it is assumed that qubits are expensive (width) and that
execution time (depth) is not the limiting constraint. We make the alternative assumption
that ancillae are cheap and that fast classical control is available which allows access to
all qubits in parallel. Therefore, we optimize circuit depth at the expense of width. We
compare our work primarily to Kutin’s method [3].
These works also rely on serial QPF which in turn relies on an inverse QFT. On an
AC architecture, even when approximating the (inverse) QFT by truncating two-qubit pi/2k
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rotations beyond k = O(log n), the depth is O(n log n) to factor an n-bit number. To be
implemented fault-tolerantly on a quantum device, rotations in the QFT must then be com-
piled into a discrete gate basis. This requires at least a O(log(1/e)) overhead in depth to
approximate a rotation with precision e [35, 10]. We would like to avoid the use of a QFT
due to its compilation overhead.
There is an alternative, parallel version of phase estimation [36, 10], which we call parallel
QPF (we refer the reader to Section 13 of [10] for details), which decreases depth in exchange
for increased width and additional classical post-processing. This eliminates the need to do
an inverse QFT. We develop a nearest-neighbor factoring circuit based on parallel QPF and
our proposed 2D quantum arithmetic circuits. We show that it is asymptotically more
efficient than the serial QPF method. We compare the circuit resources required by our
work with existing serial QPF implementations in Table 3 of Section 8. However, a recent
result by [37] allows one to enact a QFT using only Clifford gates and a Toffoli gate in
O(log2 n) expected depth. This would allow us to greatly improve the constants in our
circuit resource upper bounds in Section 7 by combining a QFT with parallel multiplication
similar to the approach described in [5, 36].
We also note that recent results by Browne, Kashefi, and Perdrix (BKP) connect the
power of measurement-based quantum computing to the quantum circuit model aug-
mented with unbounded fanout [16]. Their model, which we adapt and call CCNTC, uses
the classical controller mentioned in Section 2.5. Using results by Høyer and Sˇpalek [18]
that unbounded quantum fanout would allow for a constant-depth factoring algorithm,
they conclude that a probabilistic polytime classical machine with access to a constant-
depth one-way quantum computer would also be able to factor efficiently.
4 The Constant-Depth Carry-Save Technique
Our 2D factoring approach rests on the central technique of the constant-depth carry-save
adder (CSA) [21], which converts the sum of three numbers a, b, and c, to the sum of two
numbers u and v: a + b + c = u + v. The explanation of this technique and how it achieves
constant depth requires the following definitions.
A conventional number x can be represented in n bits as x = ∑n−1i=0 2
ixi, where xi ∈ {0, 1}
denotes the i-th bit of x, which we call an i-bit and has significance 2i, and the 0-th bit
is the low-order bit.∗ Equivalently, x can be represented as a (non-unique) sum of two
smaller, (n− 1)-bit, conventional numbers, u and v. We say (u + v) is a carry-save encoded,
or CSE, number. The CSE representation of an n-bit conventional number consists of 2n− 2
individual bits where v0 is always 0 by convention.
Consider a CSA operating on three bits instead of three numbers; then a CSA converts
the sum of three i-bits into the sum of an i-bit (the sum bit) and an (i + 1)-bit (the carry
bit): ai + bi + ci = ui + vi+1. By convention, the bit ui is the parity of the input bits (ui =
ai ⊕ bi ⊕ ci) and the bit vi+1 is the majority of {ai, bi, ci}. Figure 6 gives a concrete example,
where (u + v) has 2n− 2 = 8 bits, not counting v0.
It will also be useful to refer to a subset of the bits in a conventional number using
∗It will be clear from the context whether we mean an i-bit, which has significance 2i , or an i-bit number.
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x = 30 = u + v = 8+ 22 =

u3 u2 u1 u0
v4 v3 v2 v1
x4 x3 x2 x1 x0
 =

1 0 0 0
1 0 1 1
1 1 1 1 0

Figure 6: An example of carry-save encoding for the 5-bit conventional number 30.
|0〉 |ai∧(bi⊕ci)〉 |(bi∧ci)⊕ai∧(bi⊕ci)〉 × × |ui〉
|ai〉 •
|ai⊕bi⊕ci〉 × |0〉
|bi〉 •
|bi⊕ci〉 • • • |bi〉
|ci〉 • • • • |ci〉
|0〉 |bi∧ci〉 • × |vi+1〉
Figure 7: Carry-save adder circuit for a single bit position i: ai + bi + ci = ui + vi+1.
subscripts to indicate a range of indices:
x(j,k) ≡
k
∑
i=j
2ixi x(i) ≡ x(i,i) = 2ixi. (7)
Using this notation, the following identity holds:
x(j,k) = x(j,`) + x(`+1,k), for all j ≤ ` < k. (8)
We can express the relationship between the bits of x and (u + v) as follows:
x = x(0,n−1) ≡ u + v = u(0,n−2) + v(1,n−1). (9)
Finally, we denote arithmetic modulo m with square brackets.
x(j,k) mod m = x(j,k)[m] (10)
Figure 7 gives a circuit description of carry-save addition (CSA) for a single bit position
i. The resources for this circuit are given in Table 2, using the resources for the Toffoli gate
Circuit Name Depth Size Width
Toffoli gate from [38] and Figure 8 8 15 3
Single-bit 3-to-2 adder from Figure 7 33 55 5
Table 2: Circuit resources for Toffoli and single-bit addition.
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•
•
= T† T T† T
T† • • • •
H • T • T† H
Figure 8: The depth-efficient Toffoli gate decomposition from [38].
(in the same table) based on [38]. We note here that a more efficient decomposition for the
Toffoli is possible using a distillation approach described in [39].
We must lay out the circuit to satisfy a 2D NTC model. The Toffoli gate decomposition
in [38], duplicated in Figure 8, requires two control qubits and a single target qubit to be
mutually connected to each other. Given this constraint, and the interaction of the CNOTs
in Figure 7, we can rearrange these qubits on a 2D planar grid and obtain the layout shown
in Figure 9, which satisfies our 2D NTC model. Qubits |a〉i, |b〉i, and |c〉i reside at the top of
Figure 9, while qubits |ui〉 and |vi+1〉 are initialized to |0〉. Upon completion of the circuit,
qubit |ai〉 is in state |0〉, as seen from the output in Figure 7. Note that this construction uses
more gates and one more ancilla than the equivalent quantum full adder circuit in Figure
5 of [21]. However this is necessary in order to meet our architectural constraints and does
not change the asymptotic results. Also in Figure 9 is a variation called a 2-2 adder, which
simply re-encodes two i-bits into an i-bit and an (i + 1)-bit. The 2-2 adder uses at most the
resources of a 3-2 adder, so we can count it as such in our calculations. It will be useful in
the next section.
At the level of numbers, the sum of three n-bit numbers can be converted into the sum
of two n-bit numbers by applying a CSA layer of n parallel, single-bit CSA circuits (Fig. 7).
Since each CSA operates in constant depth, the entire layer also operates in constant depth,
and we have achieved (non-modular) addition. Each single addition of three n-bit numbers
requires O(n) circuit width.
cibiai bi ci
ui vi+1 ui vi+1
Figure 9: The carry-save adder (CSA), or 3-2 adder, and carry-save 2-2 adder.
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5 Quantum Modular Addition
To perform addition of two numbers a and b modulo m, we consider the variant problem
of modular addition of three numbers to two numbers: Given three n-bit input numbers a,
b, and c, and an n-bit modulus m, compute (u+ v) = (a+ b+ c)[m], where (u+ v) is a CSE
number.
In this section, we provide an alternate, pedagogical explanation of Gossett’s modular
reduction [21]. Later, we contribute a mapping of this adder to a 2D architecture, using
unbounded fanout to maintain constant depth for adding back modular residues. This last
step is absent in Gossett’s original approach.
To start, we will demonstrate the basic method of modular addition and reduction on an
n-bit conventional number. In general, adding two n-bit conventional numbers will produce
an overflow bit of significance 2n, which we can truncate as long as we add back its modular
residue 2n mod m. How can we guarantee that we won’t generate another overflow bit by
adding back the modular residue? It turns out we can accomplish this by allowing a slightly
larger input and output number (n + 1 bits in this case), truncating multiple overflow bits,
and adding back their n-bit modular residues.
For two (n+ 1)-bit conventional numbers x and y, we truncate the three high-order bits
of their sum zn−1,n+3 and add back their modular residue x(n−1,n)[m]:
x + y mod m = z(0,n+1)[m]
= z(0,n−2) + z(n−1,n+1)[m]. (11)
Since both the truncated number z(0,n−2) and the modular residue are n-bit numbers, their
sum is an (n + 1)-bit number as desired, equivalent to x[m].
Now we must do the same modular reduction on a CSE number (u + v), which in this
case represents an (n + 2)-bit conventional number and has 2n + 3 bits. First, we truncate
the three high-order bits (vn, un−1, vn−1) of (u + v), yielding an n-bit conventional number
with a CSE representation of 2n bits: {u0, u1, . . . , un−1} ∪ {v1, v2, . . . , vn−1}. Then we add
back the three modular residues (v(n+1)[m], u(n)[m], v(n)[m]), and we are guaranteed not to
generate additional overflow bits (of significance 2n or higher). This equivalence is shown
in Equation 12.
(u + v)[m] =
(
u(0,n+1) + v(1,n+2)
)
[m]
= u(0,n) + v(1,n) +
u(n+1)[m] + v(n+1)[m] + v(n+2)[m] (12)
Lemma 1 (Modular Reduction in Constant Depth). The modular addition of three n-bit numbers
to two n-bit numbers can be accomplished in constant depth with O(n) width in 2D CCNTC.
Proof: Our goal is to show how to perform modular addition while keeping our numbers
of a fixed size by treating overflow bits correctly. We map the proof of [21] to 2D CCNTC
and show that we meet our required depth and width. First, we enlarge our registers
to allow the addition of (n + 2)-bit numbers, while keeping our modulus of size n bits.
(In Gossett’s original approach, he takes the equivalent step of restricting the modulus to
be of size (n − 2) bits.) We accomplish the modular addition by first performing a layer
of non-modular addition, truncating the three high-order overflow bits, and then adding
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back modular residues controlled on these bits in three successive layers, where we are
guaranteed that no additional overflow bits are generated in each layer. This is illustrated
for a 3-bit modulus and 5-bit registers in Figure 10.
a4 a3 a2 a1 a0 5-bit input number a
b4 b3 b2 b1 b0 5-bit input number b
c4 c3 c2 c1 c0 5-bit input number c [Layer 1]
u4 u3 u2 u1 u0 truncate u4
v5 v4 v3 v2 v1 truncate v4, v5
cv42 c
v4
1 c
v4
0 add back 2
4 mod m controlled on v4 [Layer 2]
u′3 u′2 u′1 u
′
0
v′4 v
′
3 v
′
2 v
′
1
cu42 c
u4
1 c
u4
0 add back 2
4 mod m controlled on u4 [Layer 3]
u′′4 u
′′
3 u
′′
2 u
′′
1 u
′′
0 the bit u
′′
4 is the same as v
′
4
v′′4 v
′′
3 v
′′
2 v
′′
1
cv52 c
v5
1 c
v5
0 add back 2
5 mod m controlled on v5 [Layer 4]
u′′′4 u
′′′
3 u
′′′
2 u
′′′
1 u
′′′
0 Final CSE output with 5 bits
v′′′4 v
′′′
3 v
′′′
2 v
′′′
1 Final CSE output with 5 bits
Figure 10: A schematic proof of Gossett’s constant-depth modular reduction for n = 3.
We use the following notation. The non-modular sum of the first layer is u and v.
The CSE output of the first modular reduction layer is u′ and v′, and the modular residue
is written as cvn+1 to mean the precomputed value 2n+1 mod m controlled on vn+1. The
CSE output of the second modular reduction layer is u′′ and v′′, and the modular residue
is written as cun+1 to mean the precomputed value 2n+1 mod m controlled on un+1. The
CSE output of the third and final modular reduction layer is u′′′ and v′′′, and the modular
residue is written as cvn+2 to mean the precomputed value 2n+2 mod m controlled on vn+2.
We show that no layer generates an overflow (n + 2)-bit, namely in the v component of
any CSE output. (The u component will never exceed the size of the input numbers.) First,
we know that no v′n+2 bit is generated after the first modular reduction layer, because we
have truncated away all (n+ 1)-bits. Second, we know that no v′′n+2 bit is generated because
we only have one (n + 1)-bit to add, v′n+1. Finally, we need to show that v
′′′
n+2 = 0 in the
third modular reduction layer.
Since u′(n) + v
′
(n+1) = u(n) + v(n) ≤ 2n+1, the bits u′n and v′n+1 cannot both be 1. But
u′′n+1 = v
′
n+1 and v
′′
n+1 = u
′
n ∧ v′n, so u′′n+1 and v′′n+1 cannot both be 1, and hence v′′′n+2 = 0.
Everywhere we use the fact that the modular residues are restricted to n bits. Therefore,
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the modular sum is computed as the sum of two (n + 2)-bit numbers with no overflows in
constant-depth. 
As a side note, we can perform modular reduction in one layer instead of three by
decoding the three overflow bits into one of seven different modular residues. This can
also be done in constant depth, and in this case we only need to enlarge all our registers to
(n + 1) bits instead of (n + 2) as in the proof above. We omit the proof for brevity.
In the following two subsections, we give a concrete example to illustrate the modular
addition circuit as well as a numerical upper bound for the general circuit resources.
5.1 A Concrete Example of Modular Addition
cv52
v′′′3u
′′′
2v
′′′
2u
′′′
1v
′′′
1u
′′′
0
cv50 c
v5
1
FANOUT RAIL
cu42
u′′2 v
′′
3v
′′
2u
′′
1
cu40
u′′0 v
′′
1
cu41
FANOUT RAIL
cv42
u′2 v
′
3
cv41
u′1 v
′
2
cv40
v′1u
′
0
FANOUT RAIL
a4 b4 c4
u4 v5v1u0 u2
u′3 v
′
4
u′′3 v
′′
4
u′′′3 v
′′′
4
u0 v1 u1 v2 u2 v3 u3
u′3v
′
3u
′
2v
′
2u
′
1v
′
1u
′
0
v′4v
′′
4u
′′
3v
′′
3u
′′
2v
′′
2u
′′
1v
′′
1u
′′
0
u′′′4
a0 b0 c0 a2 b2 c2
v3
a3 b3 c3
u3 v4
a1 b1 c1
u1 v2
Figure 11: Addition and three rounds of modular reduction for a 3-bit modulus.
A 2D CCNTC circuit for modular addition of 5-bit numbers using four layers of parallel
CSA’s is shown graphically in Figure 11 which corresponds directly to the schematic proof
in Figure 10. Note that in Figure 11, the least significant qubits are on the left, and in Figure
10, the least significant qubits are on the right. Figure 11 also represents the approximate
physical layout of the qubits as they would look if this circuit were to be fabricated. Here,
we convert the sum of three 5-bit integers into the modular sum of two 5-bit integers, with
a 3-bit modulus m. In the first layer, we perform 4 CSA’s in parallel on the input numbers
(a, b, c) and produce the output numbers (u, v).
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As described above, we truncate the three high-order bits during the initial CSA round
(bits u4, v4, v5) to retain a 4-bit number. Each of these bits serves as a control for adding
its modular residue to a running total. We can classically precompute 24[m] for the two
additions controlled on u4 and v4 and 25[m] for the addition controlled on v5.
In Layer 2, we use a constant-depth fanout rail (see Figure 4) to distribute the control
bit v4 to its modular residue, which we denote as |cv4〉 ≡
∣∣24[m] · v4〉. The register cv4 has n
bits, which we add to the CSE results of layer 1. The results ui and vi+1 are teleported into
layer 3. The exception is v′4 which is teleported into layer 4, since there are no other 4-bits
to which it can be added. Wherever there are only two bits of the same significance, we use
the 2-2 adder from Section 4.
Layer 3 operates similarly to layer 2, except that the modular residue is controlled on
u4: |cu4〉 ≡
∣∣24[m] · u4〉. The register cu4 has 3 bits, which we add to the CSE results of layer
2, where u′i and v
′
i+1 are teleported forward into layer 4.
Layer 4 is similar to layers 2 and 3, with the modular residue controlled on v5: |cv5〉 ≡∣∣25[m] · v5〉. The register cv5 has 3 bits, which we add to the CSE results of layer 3. There
is no overflow bit v′′′5 , and no carry bit from v′′4 and v
′
4 as argued in the proof of Lemma 1.
The final modular sum (a + b + c)[m] is u′′′ + v′′′.
The general circuit for adding three n-qubit quantum integers to two n-qubit quantum
integers is called a CSA tile. Each CSA tile in our architecture corresponds to its own
module, and it will be represented by the symbol in Figure 12 for the rest of this paper. We
call this an n-bit modular adder, even though it accepts (n + 2)-bit inputs, because the size
of the modulus is still n bits.
Figure 12: Symbol for an n-bit 3-to-2 modular adder, also called a CSA tile.
5.2 Quantum Circuit Resources for Modular Addition
We now calculate numerical upper bounds for the circuit resources of the n-bit 3-to-2 mod-
ular adder described in the previous section. There are four layers of non-modular n′-bit
3-to-2 adders, each of which consists of n′ parallel single-bit adders whose resources are
detailed in Table 2. For factoring an n-bit modulus, we have n′ = n + 2 in the first and
fourth layers and n′ = n + 1 in the second and third layers.
After each of the first three layers, we must move the output qubits across the fanout
rail to be the inputs of the next layer. We use two swap gates, which have a depth and size
of 6 CNOTs each, since the depth of teleportation is only more efficient for moving more
than two qubits. The control bit for each modular residue needs to be teleported 0, 4, and 7
qubits respectively according to the diagram in Figure 11, before being fanned out n times
along the fanout rails, where the fanned out copies will end up in the correct position to be
added as inputs.
The resources for the n-bit 3-to-2 modular adder depicted in Figure 11 are given below.
The formulae reflect the resources needed for both computing the output in the forward
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direction (including creating an entangled fanned-out state controlled on overflow qubits)
and also uncomputing ancillae in the backward direction (including disentangling previous
fanned-out copies).
The circuit depth is O(1):
374. (13)
The circuit size is O(n):
551n + 757. (14)
The circuit width is O(n):
33n + 47. (15)
6 Quantum Modular Multiplication
We can build upon our carry-save adder to implement quantum modular multiplication in
logarithmic depth. We start with a completely classical problem to illustrate the principle
of multiplication by repeated addition. Then we consider modular multiplication of two
quantum integers in a serial and a parallel fashion in Section 6.1. Both of these problems
use as subroutines partial product creation, which we define and solve in Section 6.2 and
modular multiple addition, which we define and solve in Section 6.3.
First we consider a completely classical problem: given three n-bit classical numbers a,
b, and m, compute c = ab mod m, where c is allowed to be in CSE.
We only have to add shifted multiples of a to itself, “controlled” on the bits of b. There
are n shifted multiples of a, let’s call them z(i), one for every bit of b: z(i) = 2iabi mod m.
We can parallelize the addition of n numbers in a logarithmic depth binary tree to get a
total depth of O(log n).
6.1 Modular Multiplication of Two Quantum Integers
We now consider the problem of multiplying a classical number controlled on a quantum
bit with a quantum integer†, which is a quantum superposition of classical numbers:
Given an n-qubit quantum integer |x〉, a control qubit |p〉, and two n-bit classical
numbers a and m, compute |c〉 = |xa[m]〉, where c is allowed to be in CSE.
This problem occurs naturally in modular exponentiation (described in the next section)
and can be considered serial multiplication, in that t quantum integers are multiplied in series
to a single quantum register. This is used in serial QPF as mentioned in Section 3.
We first create n quantum integers
∣∣∣z(i)〉, which are shifted multiples of the classical
number a controlled on the bits of x:
∣∣∣z(i)〉 ≡ ∣∣2ia[m] · xi〉. These are typically called partial
products in a classical multiplier. How do we create these numbers, and what is the depth of
the procedure? First, note that
∣∣2ia[m]〉 is a classical number, so we can precompute them
†In this paper, an n-qubit quantum integer is a general superposition of up to 2n classical integers. As a special
case, a classical number controlled on a single qubit is a superposition of 2 classical integers.
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classically and prepare them in parallel using single-qubit operations on n registers, each
consisting of n ancillae qubits. Each n-qubit register will hold a future
∣∣∣z(i)〉 value. We then
fan out each of the n bits of x, n times each, using an unbounded fanout operation so that n
copies of each bit |xi〉 are next to register
∣∣∣z(i)〉. This takes a total of O(n2) parallel CNOT
operations. We then entangle each
∣∣∣z(i)〉with the corresponding xi. After this, we interleave
these numbers into groups of three using constant-depth teleportation. This reduces to the
task of modular multiple addition in order to add these numbers down to a single (CSE)
number modulo m, which is described in Section 6.3.
Finally, we tackle the most interesting problem:
Given two n-qubit quantum integers |x〉 and |y〉 and an n-bit classical number
m, compute |c〉 = |xy mod m〉, where |c〉 is allowed to be in CSE.
This can be considered parallel multiplication and is responsible for our logarithmic
speedup in modular exponentiation and parallel QPF.
Instead of creating n quantum integers
∣∣∣z(i)〉, we must create up to n2 numbers ∣∣zi,j〉 for
all possible pairs of quantum bits xi and yj, i, j ∈ {0, . . . , n− 1}:
∣∣zi,j〉 ≡ ∣∣2i2j[m] · xi · yj〉.
We create these numbers using a similar procedure to the previous problem. Adding n2
quantum integers of n qubits each takes depth O(log(n2)), which is still O(log n). Creating
n2 × n-bit quantum integers takes width O(n3). Numerical constants are given for these
resource estimates in Section 6.4 for the entire modular multiplier.
Here is an outline of our modular multiplier construction, combining the two halves of
partial product creation (Section 6.2) and modular multiple addition (Section 6.3).
1. Initially, the inputs consist of the CSE quantum integers x and y, each with 2n+ 3 bits,
sitting on adjacent edges of a square lattice that has sides of length 3(2n + 3) qubits.
2. For each of dlog2(2n + 3)e rounds:
(a) Of the existing {xi} and {yj} bits, apply a CNOT to create an entangled copy in
an adjacent qubit.
(b) Teleport this new copy halfway between its current location and the new copy.
(c) At every site where an |xi〉 and an
∣∣yj〉meet, apply a Toffoli gate to create ∣∣xi · yj〉.
(d) Teleport
∣∣xi · yj〉 to the correct z-site module.
3. Within each z-site module, fanout
∣∣xi · yj〉 up to n times, corresponding to each 1 in
the modular residue 2i2j mod m, to create the n-qubit quantum integer
∣∣∣z(i,j)〉.
4. For each triplet of z-site modules, teleport the quantum integers
∣∣∣z(i,j)〉 to a CSA
tile module, interleaving the three numbers so that bits of the same significance are
adjacent. This concludes partial product creation (Section 6.2).
5. Perform modular multiple addition (described in Section 6.3) on t′ n-qubit quantum
integers down to 2 n-qubit quantum integers (one CSE number).
6. Uncompute all the previous steps to restore ancillae to |0〉.
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6.2 Partial Product Creation
This subroutine describes the procedure of creating t′ = O(n2) partial products of the
CSE quantum integers x and y, each with 2n + 3 bits each. We will now discuss only the
case of parallel multiplication. Although we will not provide an explicit circuit for this
subroutine, we will outline our particular construction and give a numerical upper bound
on the resources required.
First, we need to generate the product bits
∣∣xi · yj〉 for all possible (2n + 3)2 pairs of
|xi〉 and
∣∣yj〉. A particular product bit ∣∣xi · yj〉 controls a particular classical number, the
n-bit modular residue 2i2j[m], to form the partial product
∣∣∣z(i,j)〉 defined in the previous
section. However, some of these partial products consist of only a single qubit, if 2i2j < 2n,
which is the minimum value for an n-bit modulus m. There are at least 2n2 − 2n + 1 such
single-bit partial products, which can be grouped into at most (2n + 3) × n-bit numbers.
Of the (2n+ 3)2 possible partial products, this leaves the number of remaining n-bit partial
products as at most 2n2 + 14n + 8. Therefore we have a maximum number of n-bit partial
products, which we will simply refer to as t′ from now on.
t′ = 2n2 + 16n + 11 (16)
The creation of the product bits
∣∣xi · yj〉 occurs on a square lattice of (3(2n+ 3))2 qubits,
with the numbers |xi〉 and
∣∣yj〉 located on adjacent edges. The factor of 3 in the size of
the lattice allows the |xi〉 and
∣∣yj〉 bits move past each other. The |xi〉 bits are teleported
along an axis that is perpendicular to the teleportation axis for the
∣∣yj〉 bits, and vice versa.
Product bit creation, and this square lattice, comprise a single module. In dlog2(2n + 3)e
rounds, these bits are copied via a CNOT and teleported to the middle of a recursively
halved interval of the grid. The copied bits |xi〉 and
∣∣yj〉 first form 1 line, then 3 lines, then
7 lines, and so forth, intersecting at 1 site, then 9 sites, then 49 sites, and so forth. There are
dlog2(2n + 3)e such rounds.
At each intersection, a Toffoli gate is used to create
∣∣xi · yj〉 from the given |xi〉 and ∣∣yj〉.
These product bits are then teleported away from this qubit, out of this product bit module,
to different modules where the
∣∣∣z(i,j)〉 numbers are later generated, called z-sites. There
are t′ z-site modules which each contain an n-qubit quantum integer. Any round of partial
product generation will produce at most as many product bits xi · yj as in the last round,
which is half the total number of (2n + 3)2.
We now present the resources for partial product creation, the first half of a modular
multiplier, including the reverse computation.
The circuit depth is O(log n):
DPPC = 32 log2 n + 150. (17)
The module depth is O(1):
DPPC = 8. (18)
The circuit size is O(n log2 n):
SPPC = (6n + 9) log2 n + (19)
(26n3 + 232n2 + 224n + 159). (20)
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The module size is O(n2):
SPPC = 6n2 + 26n + 19. (21)
The circuit width is O(n3):
WPPC = 6n3 + 48n2 − 8n + 1. (22)
The module width is O(n2):
WPPC = 2n2 + 14n + 9. (23)
6.3 Modular Multiple Addition
As a subroutine to modular multiplication, we define the operation of repeatedly adding
multiple numbers down to a single CSE number, called modular multiple addition.
The modular multiple addition circuit generically adds down t′ × n-bit conventional
numbers to an n-bit CSE number:
z(1) + z(2) + . . . z(t
′) ≡ (u + v)[m]. (24)
It does not matter how the t′ numbers are generated, as long as they are divided into
groups of three and have their bits interleaved to be the inputs of a CSA tile. From the
previous section, serial multiplication results in t′ ≤ n and parallel multiplication results
in t′ ≤ n2. Each CSA tile is contained in its own module. These modules are arranged in
layers within a logarithmic depth binary tree, where the first layer contains dt′/3e modules.
A modular addition occurs in all the modules of the first layer in parallel. The outputs from
this first layer are then teleported to be the inputs of the next layer of modules, which have
at most two-thirds as many modules. This continues until the tree terminates in a single
module, whose output is a CSE number u + v which represents the modular product of all
the original t′ numbers. The resulting height of the tree is (dlog3/2(t′/3)e+ 1) modules.
As the parallel modular additions proceed by layers, all previous layers must be main-
tained in a coherent state, since the modular addition leaves garbage bits behind. Only at
the end of modular multiple addition, after the final answer u + v is obtained, can all the
previous layers be uncomputed in reverse to free up their ancillae.
These steps are best illustrated with a concrete example in Figure 13. The module
for each CSA tile is represented by the symbol from Figure 12. The arrows indicate the
teleportation of output numbers from the source tile to be input numbers into a destination
tile.
Now we can analyze the circuit resources for multiplying n-bit quantum integers, which
requires (t′ − 2) modular additions, for t′ from Equation 16. The circuit width is the sum of
the O(n3) ancillae needed for partial product creation and the ancillae required for O(n2)
modular additions. Each modular addition has width O(n) and depth O(1) from the pre-
vious section. There are dlog3/2(n2/3)e+ 1 timesteps of modular addition. Therefore the
entire modular multiplier circuit has depth O(log n) and width O(n3).
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|z0〉 , |z1〉 , |z2〉 |z3〉 , |z4〉 , |z5〉 |z6〉 , |z7〉 , |z8〉 |z9〉 , |z10〉 , |z11〉 |z12〉 , |z13〉 , |z14〉 |z15〉 , |z16〉 , |z17〉
|u〉 , |v〉
|u〉 , |v〉
INPUT
OUTPUT
(CSA ENCODED)
t′ × n-bit numbers
Figure 13: Modular multiple addition of quantum integers on a CSA tile architecture for
t′ = 18 in a logarithmic-depth tree with height (dlog 3
2
(t′/3)e+ 1) = 6. Arrows represent
teleportation in between modules.
6.4 Modular Multiplier Resources
.
The circuit depth of the entire modular multiplier is O(log n):
DMM = 1383 log2 n + 3930. (25)
The module depth is O(log n):
DMM = 2 log2 n + 11. (26)
The circuit size is O(n3):
SMM = (6n + 9) log2 n + (27)
(1152n3 + 10780n2 + 17628n + 7082). (28)
The module size is O(n3):
SMM = 15n3 + 127n2 + 178n + 50. (29)
The circuit width is O(n3):
WMM = 66n3 + 558n2 + 870n + 290. (30)
The module width is O(n2):
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Figure 14: Parallel modular exponentiation: multiplying t quantum integers in a
O(log (t) log (n))-depth binary tree. Arrows indicate modular multiplication.
WMM = 4n2 + 28n + 15. (31)
7 Quantum Modular Exponentiation
We now extend our arithmetic to modular exponentiation, which is repeated modular mul-
tiplication controlled on qubits supplied by a phase estimation procedure. If we wish to
multiply an n-qubit quantum input number |x〉 by t classical numbers a(j), we can multiply
them in series. This requires depth O(t log n) in modular multiplication operations.
Now consider the same procedure, but this time each classical number a(j) is controlled
on a quantum bit pj. This is a special case of multiplying by t quantum integers in series,
since a classical number entangled with a quantum integer is also quantum. It takes the
same depth O(t log n) as the previous case.
Finally, we consider multiplying t quantum integers {x(1), x(2), . . . , x(t−1), x(t)} in a par-
allel, logarithmic-depth binary tree. This is shown in Figure 14, where arrows indicate
multiplication. The tree has depth log2(t) in modular multiplier operations. Furthermore,
each modular multiplier has depth O(log(n)) and width O(n3) for n-qubit numbers. There-
fore, the overall depth of this parallel modular exponentiation structure is O(log(t) log(n))
with width O(tn3). In phase estimation for QPF, it is sufficient to take t = O(n) [14, 10].
Therefore our total depth is O(log2(n)) and our total size and total width are O(n4), as
desired. At this point, combined with the parallel phase estimation procedure of [10], we
have a complete factoring implementation in our 2D nearest-neighbor architecture in poly-
logarithmic depth.
We will now calculate numerical constants to upper bound circuit resources.
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According to the Kitaev-Shen-Vyalyi parallelized phase estimation procedure [10], for a
constant success probability of 3/4, it is sufficient to multiply together t′ = 2867n quantum
integers, controlled on the qubits
∣∣pj〉, in parallel.
In Section 7.1, we describe the last step of modular exponentiation in CSE. In Section
7.2, we state the final circuit resources for the entire modular exponentiation circuit, and
therefore, our quantum period-finding procedure.
7.1 Converting Back to a Unique Conventional Number
The final product of all t quantum integers is in CSE which is not unique. As stated in
Gossett’s original paper [21], this must be converted back to a conventional number using,
for example, the quantum carry-lookahead adder (QCLA) from [40]. We can convert this to
a nearest-neighbor architecture by using the qubit reordering construction of [8]. We now
compute the resources needed for this last step.
To add two (n + 2)-bit numbers in a QCLA, we have a circuit width of k = (4(n + 2)−
2 log2 n− 1). The depth is at most 4 log2 n + 2 gates, and some of them act on qubits that
are not nearest-neighbors. Therefore, we add in between each gate a reordering circuit that
takes k2 (reusable) ancillae qubits and uses two rounds of constant-depth teleportation to
rearrange the qubits into a new order where all the gates are nearest-neighbor. Adding in
the teleportation circuit resources from Table 1, we can calculate the following resources.
The circuit depth is O(log n):
56 log2 n + 28. (32)
The circuit size is O(n2 log n):
96 log32 n − (384n + 624) log22 n
+ (384n2 + 1152n + 840) log2 n
+ (192n2 + 672n + 588). (33)
The circuit width is O(n2):
4 log22 n− (16n + 30) log2 n + 16n2 + 60n + 56. (34)
7.2 Circuit Resources for Modular Exponentiator
This leads to the following circuit resource upper bounds for a modular exponentiator.
Therefore, these are the total resources for running a single round of parallel QPF as part
of Shor’s factoring algorithm.
The circuit depth is O(log2 n):
DME = 1383 log22(n) + 21253 log2(n) + 49095. (35)
The module depth is O(log n):
DME = 3 log2 n + 24 (36)
The circuit size is O(n4):
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SME = 96 log32 n +
− (384n + 624) log22 n
+ (384n2 + 1152n + 840) log2 n
3302324n4 + 30900797n3 + 50521837n2 + 20284306n +−6494. (37)
The module size is O(n2):
SME = 5749n2 + 8725n + 175. (38)
The circuit width is O(n4):
WME = 94598n4 + 799749n3 + 1246692n2 + 415222n− 145. (39)
The module width is O(n):
WME = 1434n. (40)
8 Asymptotic Results
The asymptotic resources required for our approach, as well as the resources for other
nearest-neighbor approaches, are listed in Table 3, where we assume a fixed constant error
probability for each round of QPF. Not all resources are provided directly by the referenced
source.
Resources in square brackets are inferred using Equation 2. These upper bounds are
correct, but may not be tight with the upper bounds calculated by their respective authors.
In particular, a more detailed analysis could give a better upper bound for circuit size than
the depth-width product. Also note that the work by Beckman et al. [34] is unique in
that it uses efficient multi-qubit gates inherent to linear ion trap technology which at first
seem to be more powerful than 1D NTC. However, use of these gates does not result in an
asymptotic improvement over 1D NTC.
We achieve an exponential improvement in nearest-neighbor circuit depth (from quadratic
to polylogarithmic) with our approach at the cost of a polynomial increase in circuit size
and width. Similar depth improvements at the cost of width increases can be achieved
using the modular multipliers of other factoring implementations by arranging them in a
parallel modular exponentiator. Our approach is the first implementation for factoring on
2D NTC, augmented with a classical controller and parallel, communicating modules (2D
CCNTCM).
9 Conclusions and Future Work
In this paper, we have presented a 2D architecture for factoring on a quantum computer
using a model of nearest-neighbor, concurrent two-qubit interactions, a classical controller,
and communication between independent modules. We call this new model 2D CCNTCM.
Using a combination of algorithmic improvements (carry-save adders and parallelized phase
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Implementation Architecture Depth Size Width
Vedral, et al. [29] AC [O(n3)] O(n3) O(n)
Gossett [21] AC O(n log n) [O(n3 log n)] O(n2)
Beauregard [2] AC O(n3) O(n3 log n) O(n)
Zalka [30] AC O(n2) [O(n3)] O(n)
Takahashi & Kunihiro [31] AC O(n3) O(n3 log n) O(n)
Cleve & Watrous [36] AC O(log3 n) O(n3) [O(n3/ log3 n)]
Beckman et al. [34] Ion trap O(n3) O(n3) O(n)
Fowler, et al. [13] 1D NTC O(n3) O(n4) O(n)
Van Meter & Itoh [4] 1D NTC O(n2 log n) [O(n4 log n)] O(n2)
Kutin [3] 1D NTC O(n2) O(n3) O(n)
Current Work 2D CCNTCM O(log2 n) O(n4) O(n4)
Table 3: Asymptotic circuit resource usage for quantum factoring of an n-bit number.
estimation) and architectural improvements (irregular two-dimensional layouts, constant-
depth communication, and parallel modules), we conclude that we can run the central part
of Shor’s factoring algorithm (quantum period-finding) with asymptotically smaller depth
than previous implementations.
A natural extension of the current work is to improve its depth to be sub-logarithmic
on 2D CCNTCM using the approach outlined in [18, 41], generalizing the carry-save adder
to a block-save adder using threshold gates. It would also be beneficial to determine lower
bounds for the time-space tradeoffs involved in Shor’s factoring algorithm. These results
would tell us whether we have found an optimal nearest-neighbor circuit.
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